DOI:10.20894/IJCNES.
Periodicity: Bi Annual.
Impact Factor:
SJIF:5.217
Submission:Any Time
Publisher:IIR Groups
Language:English
Review Process:
Double Blinded

News and Updates

Author can submit their paper through online submission. Click here

Paper Submission -> Blind Peer Review Process -> Acceptance -> Publication.

On an average time is 3 to 5 days from submission to first decision of manuscripts.

Double blind review and Plagiarism report ensure the originality

IJCNES provides online manuscript tracking system.

Every issue of Journal of IJCNES is available online from volume 1 issue 1 to the latest published issue with month and year.

Paper Submission:
Any Time
Review process:
One to Two week
Journal Publication:
June / December

IJCNES special issue invites the papers from the NATIONAL CONFERENCE, INTERNATIONAL CONFERENCE, SEMINAR conducted by colleges, university, etc. The Group of paper will accept with some concession and will publish in IJCNES website. For complete procedure, contact us at admin@iirgroups.org
Paper Template
Copyright Form
Subscription Form
web counter
web counter
Published in:   Vol. 5 Issue 2 Date of Publication:   December 2016

Analysis of Impedance & Supply Noise for Power Distribution Networks in IC Using CM

M. Gayathri,V.Kulotharasan

Page(s):   40-42 ISSN:   2278-2397
DOI:   10.20894/IJCNES.103.005.002.003 Publisher:   Integrated Intelligent Research (IIR)


  1. Josep Rius,   "IR-Drop in on-chip power distribution networks of ICs with non-uniform power consumption",   IEEE Trans   ,Vol.21   ,2013
    View Artical

  2. G. Huang et al,   "Compact physical models for chip and package power and ground distribution networks for gigascale in   ,2008
    View Artical

  3. G. Huang, D. Sekar, A. Naeemi, K. Shakeri, and J. D. Meindl,   "Compact physical models for power supply noise and chip/package co-design of gigascale integration",   Proc. 57th Electron. Compon. Technol. Conf. (ECTC)   ,2007
    View Artical

  4. K. Shakeri and J. D. Meindl,   "Compact physical IR-drop models for chip/package co-design of gigascale integration (GSI)",   IEEE Trans.Electron Devices   ,Vol.52   ,2005
    View Artical

  5. S. Zhao, K. Roy, and C.-K. Koh,   "Decoupling capacitance allocation and its application to power-supply noise-aware floor planning",   IEEE Trans. Comput.-Aided Design Integr. Circuits    ,Vol.21   ,2002
    View Artical